

05-31-00

jc658 U.S. PTO
09/580854
05/30/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
UTILITY PATENT APPLICATION TRANSMITTAL LETTER

Attorney Docket No.: SC91051A

To: Assistant Commissioner for Patents
Box Patent Application
Washington D.C., 20231

Dear Assistant Commissioner:

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is a Nonprovisional Utility Patent Application for a New Application entitled:

METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFOR
by:

Supamas Sirichotiyakul et al.

The filing fee is calculated as follows:

CLAIMS AS FILED AFTER AMENDING THE APPLICATION
AS SET FORTH IN THE PARAGRAPHS BELOW

FOR	NUMBER OF CLAIMS	NUMBER EXTRA	RATE	FEE
TOTAL CLAIMS	44 - 20 =	24	x \$18 =	\$ 432.00
INDEPENDENT CLAIMS	8 - 3 =	5	x \$78 =	390.00
MULTIPLE DEPENDENT CLAIMS			\$260	0.00
BASIC FEE				690.00
TOTAL FILING FEE				\$ 1,512.00

Please charge Deposit Account No. 13-4773 for any fees required, or credit Deposit Account No. 13-4773 for any refunds. One copy of this page is enclosed for deposit account purposes.

Express Mail Label No. EL581726457US

jc626 U.S. PTO
05/30/00

09580854 053000

Enclosed are:

☒ 5 sheets of drawings and 29 pages of specification.

☒ Unsigned Combined Declaration and Power of Attorney.

☐ Copy of declaration from prior United States Patent Application No. _____ filed on _____.

☒ A paper entitled "Authorization for Fees Under 37 C.F.R. §§1.16 and 1.17 and Petitions for Extensions of Time."

☐ A Recordation Form Cover Sheet and an Assignment of the invention.

☐ Preliminary amendment.

☐ Enter the unentered 37 C.F.R. §1.116 amendment filed in the prior application.

☐ Information Disclosure Citation (Form PTO-1449) and copies of the cited references therein (other than pending U.S. patent applications) are enclosed.

☒ A Return Postcard specifically listing all enclosures.

☐ Incorporation by Reference (for Continuation/Division application). The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein. Because the present application is based on a prior U.S. patent application, please amend the specification by adding the following sentence before the first sentence of the specification:

"This is based on prior United States Patent Application No. 09/000,000, filed on January 1, 1999, which is hereby incorporated by reference, and priority thereto for common subject matter is hereby claimed."

☐ Cancel claims _____ of the prior application before calculating the filing fee.

☐ Priority of patent application number _____ filed on _____ in _____ is hereby claimed under 35 U.S.C. §119.

A certified copy of the foreign patent application has previously been sent .

☐ Priority of U.S. Patent Application No. _____ filed on _____ is hereby claimed under 35 U.S.C. §119(e).

☐ Priority of U.S. Patent Application No. _____ filed on _____ is hereby claimed under 35 U.S.C. §120.

_____ This Application is being filed by fewer than all the inventors named in the prior application. Amend the current Application by deleting the following inventors pursuant to 37 C.F.R. §1.53: _____.


_____ An assignment has been previously submitted and recorded.

_____ Other:

Please forward all correspondence to:

Motorola, Inc.
Austin Intellectual Property Law Section
7700 West Parmer Lane
MD: TX32/PL02
Austin, Texas 78729

5/30/00
Date



Joanna P. Gariazzo
Attorney for Applicants
Registration No. 43,629
Telephone No. (512) 996-6839
Facsimile No. (512) 996-6854

METHODS FOR ANALYZING INTEGRATED CIRCUITS AND
APPARATUS THEREFOR

Field of the Invention

5 The present invention is related to the field of integrated circuit design and more particularly to methods for analyzing integrated circuits.

Related Art

10 Increasing demand for portable and other wireless devices has created a greater need for circuits with very low stand-by leakage current. Typically, lower power is achieved through the use of lower supplier voltages. Due to this lower supply voltage, power conscious designers have begun to utilize dual threshold voltage (V_t) transistor designs. In a dual V_t circuit, transistors can have either a high or low threshold voltage characteristic. Low V_t devices have
15 approximately twice the switching speed of high V_t devices, but they contribute a leakage power that is several orders of magnitude higher along with a slightly higher capacitance. In order to meet both the leakage and performance requirements of portable devices, a mixture of low and high V_t devices can be used. Unfortunately, conventional design methodologies cannot provide a
20 method for determining which of the transistors in an integrated circuit will be designed as low V_t devices and which will be designed as high V_t devices. It is highly desirable to implement a method for automatically selecting an optimal V_t mixture such that all design constraints are met.

25 Another issue in designing a circuit for portable devices and in performing leakage current optimization is efficiently determining an accurate leakage current of the circuit. Leakage current analysis is complicated due to

the highly non-linear behavior of the drain current of a device with respect to source/drain voltages. Several simple models for subthreshold operation have been in use, but they do not provide good accuracy. Also, SPICE-like simulation using non-linear models can be used to obtain leakage current estimates, but it is very computationally expensive, and becomes infeasible for evaluation of large circuits.

Brief Description of the Drawings

The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:

FIG 1 is a flow diagram of a method for selecting threshold voltages for transistors within an integrated circuit;

FIGs 2A and 2B illustrate total area and total leakage as a function of delay for an integrated circuit implemented with varying ratios of low threshold transistors to high threshold voltage transistors, according to embodiments of the present invention;

FIG 3 is a flow diagram illustrating a method of calculating the average leakage current of an integrated circuit according to one embodiment of the invention;

FIG 4 is a flow diagram illustrating a method of determining the dominant logic states of a portion of an integrated circuit according to one embodiment of the invention;

FIGs 5A and 5B illustrate a three input NAND gate and a graphical representation of the NAND gate;

FIG 5C is a table indicating leakage current and the transistors that have leakage current for each of the possible states of the NAND gate of FIGs 5A and 5B;

FIG 6 is a circuit diagram of a DC-connected component (DCC) of an integrated circuit;

FIGs 7A, 7B, 7C, and 7D are successive graphical representations illustrating a method for determining a dominant logic state of the DCC of FIG 6;

FIG 8 is a flow diagram of a method for calculating the leakage current of a dominant logic state of a DCC.

Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.

Detailed Description

Generally speaking, embodiments of the present invention contemplate methods of improving integrated circuit performance. More specifically, performance is improved in one embodiment of the invention by optimizing the mix and size of transistors having a first threshold voltage (V_t) and transistors having a second V_t in an integrated circuit fabricated with a dual V_t fabrication process. (For purposes of this invention, a dual V_t process refers to a process that produces dual n-channel V_t 's as well as dual p-channel V_t 's). In some embodiments of the invention, one or more of the methods described below may be implemented as computer software in which computer executable instructions are encoded on a computer readable medium. Typically, the computer readable medium is a storage device or memory facility such as a floppy diskette, CD-ROM, DVD, hard diskette, or a ROM or RAM device.

Referring to FIG 1, a method 100 of improving the performance of an integrated circuit according to one embodiment of the invention is illustrated. In the depicted method, it is assumed that a circuit model, such as a hardware description language (HDL) model, exists for the circuit under consideration. In the existing circuit model, some of the transistors may be high V_t transistors and others may be low V_t transistors. In one embodiment, high V_t transistors may refer to those having a V_t of approximately 0.48 Volts, while low V_t transistors may refer to those having a V_t of approximately 0.33 Volts. Alternate embodiments may use different V_t values where a high V_t refers to a V_t that is high relative to the low V_t .

The performance of the circuit is determined in block 102 using any of a variety of simulation or analysis tools. Typically, performance is characterized

by one or more metrics such as the speed at which the integrated circuit operates and the standby currents of the circuit. The determined performance is then compared to a set of predetermined constraints in block 104. These performance constraints may include maximum die size constraints, maximum delay constraints, and maximum standby current constraints. If the constraints are met, no additional modifications or refinements of the circuit are required and the method is terminated. If one or more constraints are not met, however, the optimization flow is continued.

The embodiments described herein can also be applied to the circuit where the constraints are already met. In such case, the performance is further improved and the optimization flow terminates when no more improvement can be obtained for the circuit.

After the performance of the circuit model is determined, an iterative process is initiated in which at least one transistor in the circuit model is selected and modified from a transistor with the first V_t to a transistor with the second V_t . In one embodiment, for example, the initial circuit is implemented with a total area (sum of all transistor widths) equal to a predetermined area constraint, assuming all transistors are fabricated as high V_t transistors. In this example, at least one of the high V_t transistors would be changed to a low V_t transistor. After altering the V_t of one or more of the transistors, a value is calculated. The value is typically based at least in part on circuit delay (speed) and leakage (standby current) obtained with the modified circuit (i.e., the circuit containing the one or more low V_t transistors).

For the embodiment depicted in FIG 1, the calculated value (as shown in block 106) indicates the ratio of change in delay (ΔT) to the change in circuit leakage (ΔI) obtained by lowering the V_t of a particular transistor in the circuit

model. A relatively high ratio would indicate that a relatively large decrease in delay was obtained for a relatively modest increase in leakage. Block 106 may be repeated for each transistor in the circuit model (or subset of the circuit model), thereby resulting in the generation of a set of values. Each value indicates the cost/benefit ratio of implementing a corresponding transistor in the circuit model as a low V_t transistor (where the cost of a lower V_t is increased leakage current and the benefit is reduced circuit delay). In block 108, the set of values generated in block 106 is used to select the transistor (or transistors) that provides the best cost/benefit ratio (*e.g.*, the transistor with the largest $\Delta T/\Delta I$ ratio). The V_t of the selected transistor is then set in the circuit model to the second (lower) V_t level.

After the V_t of a selected transistor is set to the second V_t level in block 108, the depicted embodiment of method 100 resizes one or more transistors affected by the V_t shift of the selected transistor. Obtaining maximum tradeoff between speed and leakage of a design requires simultaneous adjustment of device sizes and threshold voltages. If, in a well-balanced circuit, the V_t of a transistor on the critical path is lowered while keeping the transistor sizes fixed, the path will become unduly fast, thereby making the size sub-optimal. In addition, the gate capacitance of a transistor increases by approximately 8-10% as its V_t is lowered from 0.48 V to 0.33 V, thereby slowing other paths passing through this transistor's gate node. Setting a transistor to low V_t without subsequently adjusting transistor sizes in the circuit can actually degrade the performance of the circuit while increasing leakage.

Optimization of transistor sizing following a V_t modification in one embodiment of the invention includes determining (in block 110) the transistors within a "cone of influence" of the selected transistor (the transistor

whose V_t was altered in block 108). The cone of influence of a selected transistor may include all transistors within a specified number of stages of the selected transistor. If, for example, it is theorized that lowering the V_t of a selected transistor has a negligible effect on transistors that are more than four stages removed from the selected transistor, the cone of influence is four stages. Under this assumption, all transistors within four stages of the selected transistor are within the selected transistor's cone of influence. Typically, the depth of the cone of influence (i.e., the number of stages in the cone of influence) is a function of the change in threshold voltage and is typically less than or equal to four stages. After determining the transistors included within a selected transistor's cone of influence, the area of these transistors may then be reduced in block 112. A linear reduction gradient or other suitable tool may be employed to reduce the area of transistors in a given cone of influence in an automated fashion.

Alternate embodiments may use other methods for selecting transistors within the circuit to be reduced. For example, methods other than defining a cone of influence may be used to determine those transistors affected by the V_t -lowering of the selected transistor. Therefore, alternate methods may define larger or smaller regions of transistors that are affected, depending on the performance needs of the circuit.

Following the area reduction achieved in block 112, the circuit (as a whole) is then resized in block 114 to redistribute the area saved by the area reduction of block 112 in order to decrease the worst case delay in the circuit. In an embodiment in which the circuit must conform to a predetermined area, the re-sizing of the circuit in block 114 restores the circuit to the previous area (i.e., the area of the device prior to block 112). In an embodiment where there

is not a predetermined total area constraint, the resizing of block 114 may restore the area of the circuit to the previous area plus an additional amount specified by the user to achieve even more improved performance and further balance path delays in the circuit. The resizing of block 114 may be implemented with a delay/area sensitivity based size optimization tool that balances the delays of all timing paths thereby minimizing total circuit area for a given performance. While these tools typically focus initially on only obviously undersized devices that were affected during the reduction in block 112, all devices in the integrated circuit are candidates for resizing and thus, excess area is distributed across all critical timing paths.

Following the area redistribution in block 114, the performance of the circuit is again determined in block 102. The optimization iteration continues until the performance constraints are met.

In one embodiment, the total area of the integrated circuit is predetermined and the circuit sizing in block 114 restores the area of the circuit to this predetermined area. In this manner, the integrated circuit area remains constant as the performance is improved through threshold voltage lowering on selected transistors. This approach to performance improvement is graphically illustrated in FIG 2A, which plots the total area as a function of delay. The right most point of the plotted line represents the initial circuit model implemented with all transistors having the first (high) V_t . At each iteration, a transistor is selected for V_t lowering (block 108), thereby decreasing circuit delay while the circuit area remains unchanged. After reducing the V_t of a selected transistor, the resizing process includes initially decreasing the size of transistors (block 112) within the selected transistor's cone of influence (thereby resulting in a decrease in the total circuit area) and thereafter

redistributing this area to further improve device performance (block 114) while increasing the circuit area. FIG 2B illustrates the change in leakage as the circuit model is modified from an all high V_t device model to an all low V_t device model. This plot illustrates that the V_t lowering (block 108) increases the leakage current and reduces circuit delay while the resizing of area following V_t lowering, by decreasing the sizes of transistors within the selected transistor's cone of influence (block 112) and redistributing the area (block 114), usually has negligible net effect on the leakage but further reduces the circuit delay. The leakage is initially decreased after transistors in the cone of influence are shrunk, but the leakage increases again as the area saved by shrinking the transistors within the cone of influence is redistributed throughout the remainder of the circuit.

In one embodiment, calculating the ratio of the change in circuit delay to change in circuit leakage is optimized with an improved method of estimating leakage current of a given circuit model. Broadly speaking, this improved method of estimating leakage current includes: partitioning an integrated circuit into one or more units referred to herein as DC-connected components (DCC's); determining the dominant logic states (DLS's), as described in greater detail below, corresponding to each of the DCC's; calculating a leakage current for each of the dominant logic states; and calculating a DCC average leakage current by summing the various DLS leakage currents in a weighted fashion that takes the probability of each DLS into consideration.

This method takes advantage of the reality that leakage of a gate varies significantly depending upon the gate's state. Because transistor leakage current is non-linearly dependent upon the drain-to-source voltage V_{ds} , states in which more than one OFF transistor forms a path from V_{dd} to ground (i.e.,

Vdd is shared across two or more OFF transistors) are far less leaky than states in which one (or more) OFF transistors each shunt the full power supply voltage. These latter states are referred to herein as DLS's. Thus, a DLS refers to a state in which one or more transistors within an integrated circuit see a drain-to-source voltage of the first power supply when the transistor is off. The set of DLS's is usually small compared with the set of all possible states for a circuit of any significance. Referring to FIGs 5A and 5B, alternative representations of a simple circuit are depicted. In FIG 5B, a graphical representation of the circuit of FIG 5A is generated by replacing the source/drain path of each transistor with an edge and eliminating the gate nodes. This representation is effective in emphasizing the current paths for subthreshold leakage. FIG 5C presents a table of the leakage for each of the possible states of the circuit and the transistors across which leakage occurs in each state (i.e., the OFF transistors for which $V_{ds} > 0$). Inspection of FIG 5C reveals that the significant majority of leakage current is attributable to states 011, 101, 110, and 111. In each of these states, V_{ds} for at least one OFF transistor is (approximately) equal to V_{dd} . Thus, these states form the set of DLS's for this simple circuit. In the case of the 111 state, note that three OFF transistors (P1, P2, and P3) have a V_{ds} of approximately V_{dd} thereby making this state the most dominant of the DLS's. FIG 5C illustrates that the average leakage current of a circuit is dominated by the leakage current of the DLS's. Thus, an accurate estimate of the circuit's average leakage can be obtained by considering a subset of the circuit's possible states rather than attempting to estimate leakage for every possible state.

Turning now to FIG 3, a flow diagram illustrating a method 300 for estimating the leakage current of an integrated circuit is presented. In the

depicted embodiment, the integrated circuit is initially partitioned into one or more DC-connected components (DCC's) as shown in block 302. A DCC is a component having a set of transistors coupled through a source or drain node from a power supply node. Each DCC is typically coupled to at least one power supply such as Vdd and is still more typically coupled to a second supply level such as ground (Vss or GND).

After partitioning the circuit model into a set of DCC's, probabilities may be assigned to each of the circuit model inputs. These input probabilities are then propagated (block 304) to calculate probabilities for the DCC inputs.

From these probabilities, the probability that a particular DCC is in a particular state can be calculated. However, alternate embodiments may choose not to assign these probabilities. For example, alternate embodiments may assume each state has a same probability. In this case, block 304 would be removed from flow 300.

Each DCC is then analyzed to determine its DLS's in block 306 (as described in greater detail below). For each DLS discovered in block 306, the leakage current for that DLS is calculated in block 308. The DCC average leakage current is then calculated in block 310 by weighing each of the calculated DLS leakage currents by the probability that the DCC will be in that DLS. (If no probabilities were calculated, block 310 could simply calculate the average DCC leakage current without regards to the state probabilities or under the assumption that the state probabilities are all the same.) The average leakage current for the circuit is then determined in block 312 by summing the calculated average current for each of the DCC's. By selectively evaluating only those states that contribute most significantly to the leakage current,

method 300 reduces the time required to calculate leakage current for a circuit without substantially reducing the accuracy or reliability of the estimate.

Turning now to FIG 4, a flow diagram illustrating a method 306 for determining a DLS of an integrated circuit according to one embodiment of the invention is presented. In the depicted embodiment, a DCC of the circuit is represented in a simplified fashion. Referring also to FIGs 6 and 7A, an exemplary circuit diagram and the corresponding simplified representation suitable for determining DLS's are presented for purposes of illustrating method 306. The circuit representation (FIG 7A) is used to determine a set of partition pairs S_I, T_I for $I=0$ to $N-1$ and N represents the number of minimum partitions into which the circuit can be divided. A minimum partition, as used herein, refers to a partition of the circuit in which the circuit includes two connected components, one of which contains a first power supply node and the other of which contains a second power supply node. In one embodiment, the first power supply node may be the Vdd node, while the second power supply node may be the ground node.

The initial partition pair (S_0, T_0) may be defined as the partition in which S_0 contains the Vdd node only and T_0 contains all other nodes (including the ground node). This initial partition pair is constructed in block 402 and is indicated in FIG 7A by the notation $S=\{VDD\}$. This notation indicates that the set of minimum partition pairs includes a partition pair in which the S partition (the first partition) includes the Vdd node only. By definition of a minimum partition, the T partition (the second partition) contains all nodes not contained in the S partition. The set of minimum partitions is created (block 404) by iteratively moving nodes from the initial T partition to the S partition. Note that not all node groupings result in a

minimum partition. The node pairing {Vdd, Y} for example is not included in the set S of partitions that produce minimum partitions of the circuit because isolating nodes Vdd and Y would require dividing the circuit into three partitions (i.e., {Vdd, Y}, {X}, and {Z, GND}). FIG 7A illustrates that the set of minimum partitions is defined by the set of first partitions S where the elements of S are {Vdd}, {Vdd, X}, {Vdd, X, Y}, and {Vdd, X, Y, Z}. Thus, there are four minimum partitions of the circuit represented in FIG 7A. Each partition in the set of minimum partitions is a candidate as a dominant logic state (DLS).

To determine if a minimum partition qualifies as a DLS, a partial state is created (block 406) for the partition pair. The partial state represents the states of the inputs required to form the partition. By way of example, the partition pair of $S=\{Vdd, X, Y\}$ $T=\{Z, GND\}$ is formed by removing from the FIG 7A circuit representation the edge corresponding to the N1 transistor. Removing an edge from the circuit representation means turning OFF the transistor corresponding to the edge. Since transistor N1 is an NMOS device and the gate of N1 is connected to node A (as seen in FIG 6), the partial state for this particular minimum partition is $A=0$. Having determined a partial state for the circuit, a graph of the DCC is constructed in block 408. Continuing with the example under consideration, the graph is then reduced (if possible) in block 410 by removing edges or merging nodes according to known inputs from the partial state.

In one embodiment, reducing the graph in block 410 includes merging two nodes if the nodes are connected by an edge whose corresponding transistor is logically ON when the partial state is asserted and if the corresponding transistor is of the correct type. For the S partition (the partition

containing the Vdd node), PMOS devices are of the correct type. For the T partition (the partition containing the GND node), NMOS devices are of the correct type. In the present example, the partial state of $A=0$ will turn ON transistor P1. Since P1 is a PMOS device in the S partition (i.e., P1 is of the correct type), the two nodes connected by the P1 edge (Vdd and Y) may be merged thereby eliminating the P1 edge. The state of the circuit representation at this point is depicted in FIG 7B. Further reduction of the circuit representation is achieved after merging of the Vdd and Y nodes by removing any edge lying in a loop that has no edges in the path from Vdd to GND. As seen in FIG 7B, the P1, P2, and P3 are all part of loops that contain no edges in the Vdd to GND path. Thus, each of these edges can be removed thereby resulting in the circuit representation of FIG 7C.

Following the reduction of the circuit representation, a set of feasible inputs for the partial logic state is determined (block 412) for a transistor (edge) in the reduced representation whose input logic value is not defined. A feasible input is an input that will turn ON a transistor in the reduced representation without turning OFF any other transistor in the reduced representation. For the current example, a feasible assertion is $B=1$ since this assertion will turn ON N2 without turning OFF any transistors in the reduced representation.

If a feasible assertion is determined, the partial state is updated (block 416) with the feasible input. Thus the partial state in the example becomes $A=0, B=1$ (as illustrated in FIG 7C). After updating the partial state, the circuit representation is further reduced by repeating blocks 410 and 412. If no feasible inputs are possible following block 412 (i.e., the set of feasible inputs is empty as determined in block 414), all possible states of unknown inputs

whose edges remain in the circuit representation are enumerated (block 418) and combined with the known partial state to form a set of DLS's. If A=1 is a partial state and no feasible input for B or C is possible, the list of DLS's would include all states where A=1 (i.e., 100, 101, 110, and 111). After enumerating values for unknown inputs to generate DLS's these new DLS's are added to the list of DLS's for the circuit. If, following assertion of a feasible input, the representation is fully reduced (i.e. the circuit representation includes only the Vdd node and the GND node), unknown inputs will be left undefined in the current DLS. In the present example, following assertion of the B=1 feasible input, the circuit representation is fully reduced thereby leaving the input C in an unknown state (as illustrated in FIG 7D). For this example, the DLS is the state 01X. Since the dominant logic states of a circuit are the primary contributors to the circuit's leakage, an estimate of the circuit's leakage can be calculated by calculating leakage of each dominant logic state.

One embodiment of the invention contemplates a method 308 for calculating the leakage current from a model of a DCC for a given DLS. FIG 8 is a flow diagram illustrating one embodiment of such a method. Initially, a graphical representation (such as the representations depicted in FIG 5B and FIG 7A) of a circuit is constructed in block 802 (similar to block 408) by replacing transistors with edges that connect the source and drain nodes of the transistor. The graph is reduced (block 804) according to the known input logic values in the DLS. The graph reduction is done in the same fashion as described above for block 410. Then, a first set of transistors including all the fully leaking transistors is determined (block 806). A fully leaking transistor is an OFF transistor that is connected between Vdd and GND (i.e., a transistor for which $V_{gs} < V_t$ and $V_{ds} \approx V_{dd}$). For each transistor in this first set of

transistors, a leakage value is calculated (block 808). In one embodiment, the leakage value for each transistor in the first set of transistors is determined from a lookup table where the lookup table contains pre-determined leakage values for various transistor sizes and threshold voltages. In one embodiment, the transistor width and V_t are used as inputs to the lookup table and the lookup table returns a leakage value. The use of a lookup table beneficially eliminates the need to use formal analytical tools to estimate leakage thereby reducing the time required to estimate leakage current. As a transistor's leakage is determined from the lookup table, the transistor's corresponding edge is removed from the graph. The leakage associated with each fully leaking transistor is added together to form an estimate of the leakage current attributable to the fully leaking transistors.

After leakage for each of the fully leaking transistors has been determined, leakage for the remaining transistors in the circuit may be calculated (block 810) using an analytical tool such as a Newton-Raphson technique for determining the roots of complex equations in order to determine the unknown node voltage (V_d or V_s) of the remaining transistors. The leakage of each remaining transistor is then determined from a lookup table where the lookup table contains predetermined leakage values for various transistor sizes, V_{ds} values, and threshold voltages. The leakage determined for each of these remaining transistors is then added to the previously determined sum of leakage for the first set of transistors to obtain (block 812) an estimate of the total leakage for a DLS. Using this technique, an estimate of the circuit leakage for each DLS is then determined.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art

appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

CLAIMS

1. A method for determining a dominant logic state in an integrated circuit,

comprising:

using a representation of the integrated circuit to determine a first partition and a second partition wherein the first partition includes a first power supply node and the second partition includes a second power supply node;

determining a partial logic state corresponding to the first and second partitions;

modifying the representation according to the partial logic state; and

using the modified representation to determine the dominant logic state.

2. The method of claim 1, further comprising:

determining a plurality of partition groups each having two partitions by iteratively moving at least one node from the second partition to the first partition;

determining a partial logic state corresponding to each of the plurality of partition groups; and

for each partial logic state, modifying the representation to determine at least one dominant logic state.

3. The method of claim 2, wherein the at least one node is not the second power supply node.

4. The method of claim 2, wherein modifying the representation includes at least one of removing edges and merging nodes according to known inputs of the partial logic state.

5 5. The method of claim 2, further comprising determining a first set of feasible inputs for each partial logic state, wherein:

if the first set is empty, enumerating states of the unknown inputs whose edges remain in the representation after modifying the representation to determine the at least one dominant logic state,

10 and

if the first set is not empty, updating the partial logic states based on the feasible inputs.

6. The method of claim 5, further comprising:

15 if the first set is not empty, modifying the graph representation and determining a second set of feasible inputs after updating the partial logic states.

20 7. The method of claim 5, wherein enumerating is performed to determine a plurality of dominant logic states.

8. The method of claim 1, wherein the dominant logic state corresponds to a transistor within the integrated circuit that sees a drain-to-source voltage of the first power supply when the transistor is off.

25

9. The method of claim 1, wherein the representation is a graph representation

comprising nodes and edges.

10. The method of claim 9, wherein modifying the graph representation includes at least one of removing edges and merging nodes according to known inputs of the partial state.

11. The method of claim 1, wherein the integrated circuit is a DC-connected component (DCC).

12. A method for determining a leakage current of an integrated circuit, comprising:
partitioning the integrated circuit into at least one DC-connected component (DCC);
determining a dominant logic state corresponding to the at least one DCC; and
calculating a leakage current for the at least one DCC corresponding to the dominant logic state.

13. The method of claim 12, wherein determining is further characterized as determining a set of dominant logic states corresponding to the at least one DCC.

14. The method of claim 13, wherein calculating comprises calculating a leakage current corresponding to each dominant logic state within the set of dominant logic states.

15. The method of claim 12, wherein the DCC includes at least one input, the method further comprising:

determining a probability corresponding to the at least one input; and
using the probability and the leakage current to calculate an average

5 DCC leakage current.

16. The method of claim 15, wherein the integrated circuit is partitioned into a plurality of DCCs, each DCC including at least one input, the method further comprising:

10 determining a set of dominant logic states corresponding to each of the plurality of DCCs;

calculating a leakage current corresponding to each dominant logic state within each set of dominant logic states;

15 determining a probability corresponding to the at least one input of each DCC;

using the corresponding probability and the corresponding leakage current to calculate an average DCC leakage current for each DCC; and

20 calculating an average circuit leakage for the integrated circuit using the average DCC leakage currents.

17. The method of claim 12, wherein the integrated circuit is partitioned into a plurality of DCCs, the method further comprising:

25 determining a set of dominant logic states corresponding to each of the plurality of DCCs;

calculating a leakage current corresponding to each dominant logic state

within each set of dominant logic states; and
calculating an average circuit leakage for the integrated circuit.

18. The method of claim 12, wherein:

5 the at least one DCC is coupled to a first power supply; and
the dominant logic state corresponds to a transistor within the DCC that
sees a drain-to-source voltage of the first power supply when the
transistor is off.

10 19. The method of claim 12, wherein determining the dominant logic state
corresponding to the at least one DCC comprises:

using a representation of the DCC to determine a first partition and a
second partition wherein the first partition includes a first power
supply node and the second partition includes a second power
15 supply node;
determining a partial logic state corresponding to the first and second
partitions;
modifying the representation according to the partial logic state; and
using the modified representation to determine the dominant logic state.

20

20. The method of claim 12, wherein calculating the leakage current for the at
least one DCC corresponding to the dominant logic state comprises:

constructing a graph having nodes and edges according to the dominant
logic state of the integrated circuit;
25 calculating a leakage for each transistor in a first set of transistors;
modifying the graph based on the first set of transistors;

calculating a leakage for each transistor in a second set of transistors;
and

calculating the leakage current for the at least one DCC using the
leakages for the transistors in the first set of transistors and the
5 leakages for the transistors in the second set of transistors.

21. A method of improving performance of an integrated circuit, comprising:
for each transistor of the integrated circuit having a first threshold
voltage level, calculating a first value based at least in part on delay
10 and leakage corresponding to a second threshold voltage level;
selecting one of the transistors of the integrated circuit based on the first
values;
setting the selected one of the transistors to the second threshold voltage
level; and
15 modifying an area of at least one transistor within the integrated circuit.

22. The method of claim 21, further comprising determining a cone of
influence of the selected one of the transistors wherein the at least one
transistor is within the cone of influence.

23. The method of claim 22, wherein the selected one of the transistors and the
at least one transistor is a same transistor.

24. The method of claim 22, wherein modifying includes modifying an area of
25 each transistor within the cone of influence.

25. The method of claim 21, further comprising:

sizing the integrated circuit to a predetermined area after modifying the area of the at least one transistor.

5 26. The method of claim 25, further comprising determining a cone of influence of the selected one of the transistors, wherein modifying includes modifying an area of each transistor within the cone of influence.

10 27. The method of claim 25, wherein the integrated circuit has a first area prior to calculating the first values and the predetermined area approximately equals the first area.

15 28. The method of claim 25, further comprising:

determining a circuit performance;

if the circuit performance is below a predetermined performance level, repeating calculating the first values, selecting one of the transistors, setting the selected one of the transistors, modifying the area of the at least one transistor, and sizing the integrated circuit.

20 29. The method of claim 21, further comprising:

determining a circuit performance;

if the circuit performance is below a predetermined performance level, repeating calculating the first values, selecting one of the transistors, setting the selected one of the transistors, and modifying the area of the at least one transistor.

25

30. The method of claim 21, wherein calculating the first value based at least in part on the delay and the leakage corresponding to the second threshold voltage level comprises:

partitioning the integrated circuit into at least one DC-connected

component (DCC);

determining a dominant logic state corresponding to the at least one DCC; and

calculating a leakage current for the at least one DCC corresponding to the dominant logic state.

31. An improved integrated circuit manufactured using the method of claim 21.

32. A method for calculating a leakage current of an integrated circuit, comprising:

constructing a graph having nodes and edges according to a dominant logic state of the integrated circuit;

calculating a leakage for each transistor in a first set of transistors;

modifying the graph based on the first set of transistors; and

calculating a leakage for each transistor in a second set of transistors.

33. The method of claim 32, wherein the integrated circuit is a DC-connected component (DCC).

34. The method of claim 32, wherein constructing the graph comprises modifying the graph according to a dominant logic state of the integrated

circuit.

35. The method of claim 32, wherein the first set of transistors includes
transistors of the integrated circuit that are off and are coupled to both a
5 first power supply node and a ground node.

36. The method of claim 35, wherein calculating the leakage for each transistor
in the first set of transistors is performed using a lookup table.

10 37. The method of claim 36, wherein calculating the leakage for each transistor
in the second set of transistors comprises:
calculating a node voltage; and
using a lookup table.

15 38. The method of claim 32, wherein modifying the graph includes removing
from the graph an edge corresponding to each of the transistors in the first
set of transistors.

20 39. The method of claim 30, wherein the first set of transistors and the second
set of transistors are mutually exclusive.

40. The method of claim 30, further comprising calculating a leakage current
of the integrated circuit by summing the leakages for the transistors in the
first set and the leakages for the transistors in the second set.

25

41. A computer readable medium, comprising:

a first plurality of instructions for receiving a representation of an integrated circuit;
a second plurality of instructions for determining a first partition and a second partition wherein the first partition includes a first power supply node and the second partition includes a second power supply node;
a third plurality of instructions for determining a partial logic state corresponding to the first and second partitions;
a fourth plurality of instructions for modifying the representation according to the partial logic state; and
a fifth plurality of instructions for using the modified representation to determine the dominant logic state.

42. A computer readable medium, comprising:

a first plurality of instructions for partitioning an integrated circuit into at least one DC-connected component (DCC);
a second plurality of instructions for determining a dominant logic state corresponding to the at least one DCC; and
a third plurality of instructions for calculating a leakage current for the at least one DCC corresponding to the dominant logic state.

43. A computer readable medium for analyzing an integrated circuit having a plurality of transistors, each of the plurality of transistors having a first threshold voltage level, comprising:

a first plurality of instructions for calculating a first value based at least in part on delay and leakage corresponding to a second voltage level

for each of the plurality of transistors;
a second plurality of instructions for selecting one of the plurality of
transistors based on the first values;
a third plurality of instructions for setting the selected one of the
5 transistors to the second threshold voltage; and
a fourth plurality of instructions for determining a cone of influence of
the selected one of the transistors.

44. A computer readable medium, comprising:

10 a first plurality of instructions for receiving a graph having nodes and
edges according to a dominant logic state of an integrated circuit;
a second plurality of instructions for calculating a leakage for each
transistor in a first set of transistors;
a third plurality of instructions for modifying the graph based on the first
15 set of transistors; and
a fourth plurality of instructions for calculating a leakage for each
transistor in a second set of transistors.

METHODS FOR ANALYZING INTEGRATED CIRCUITS AND
APPARATUS THEREFOR

5

Abstract of the Disclosure

10 A method of improving performance of a dual V_t integrated circuit is disclosed in which a first value is calculated for each transistor of the integrated circuit that has a first threshold voltage level. The first value is based at least in part on delay and leakage of the circuit calculated as if the corresponding transistor had a second threshold voltage level. One transistor is then selected based on the first values. The threshold voltage of the selected transistor is then set to the second threshold voltage level. The area of at least one transistor within the circuit is modified, and the circuit is then sized to a predetermined area. The process may then be repeated if the circuit performance fails to meet a defined constraint. In one embodiment, the performance determination includes calculating the leakage current of a set of DC-connected components into which the circuit is partitioned, determining dominant logic states for each of the components, estimating the leakage of each of these dominant logic states, and summing the weighted averages of these dominant components based on state probabilities.

15

20




FIG.1




FIG.2A




FIG. 3






FIG. 5A




FIG. 5B

STATE (ABC)	LEAKAGE (NA)	LEAKING TRANSISTORS
000	0.095	N1, N2, N3
001	0.195	N1, N2
010	0.195	N1, N3
011	1.874	N1
100	0.185	N2, N3
101	1.220	N2
110	1.140	N3
111	9.410	P1, P2, P3

FIG. 5C




FIG. 6




FIG. 7A






FIG. 7B



AB=01

FIG. 7C



ABC=01X

FIG. 7D




FIG. 8

Variable	Mean	SD	Min	Max
Age	34.5	10.2	21	55
Gender	0.5	0.5	0	1
Marital status	0.6	0.5	0	1
Education	12.5	1.5	9	16
Income	1500	500	500	3000
Health status	0.8	0.2	0	1
Smoking status	0.3	0.5	0	1
Alcohol consumption	0.2	0.4	0	1
Exercise frequency	0.5	0.5	0	1
Stress level	0.7	0.3	0	1
Sleep quality	0.6	0.4	0	1
Work satisfaction	0.5	0.5	0	1
Life satisfaction	0.6	0.4	0	1
Depression score	0.3	0.5	0	1
Anxiety score	0.2	0.4	0	1
Quality of life	0.7	0.3	0	1
Healthcare utilization	0.4	0.5	0	1
Health insurance status	0.9	0.1	0	1
Chronic disease status	0.1	0.3	0	1
Family size	2.5	1.0	1	5
Home ownership	0.7	0.4	0	1
Commute time	15	10	5	30
Neighborhood safety	0.8	0.2	0	1
Access to healthcare	0.9	0.1	0	1
Healthcare costs	100	50	50	200
Healthcare quality	0.8	0.2	0	1
Healthcare accessibility	0.9	0.1	0	1
Healthcare satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	1
Healthcare utilization frequency	0.5	0.5	0	1
Healthcare utilization cost	50	20	20	100
Healthcare utilization quality	0.8	0.2	0	1
Healthcare utilization accessibility	0.9	0.1	0	1
Healthcare utilization satisfaction	0.7	0.3	0	

Attorney Docket SC91051A

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below), or an original, first and joint inventor (if plural names are listed below), of the subject matter which is claimed and for which a patent is sought on the invention entitled METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFOR, the specification of which is attached hereto unless the following line is marked:

Application was filed on _____
as Application No. _____
and was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. §1.56.

I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)		Priority Claimed	
_____	_____	_____	Yes ____ No ____
(Number)	(Country)	(Day/Month/Year Filed)	
_____	_____	_____	Yes ____ No ____
(Number)	(Country)	(Day/Month/Year Filed)	

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below.

(Application Number)	(Filing Date)
(Application Number)	(Filing Date)

I hereby claim the benefit under 35 U.S.C. §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the

prior United States application in the manner provided by the first paragraph of 35 U.S.C. §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

(Application Number)	(Filing Date)	(Status - patented, pending, abandoned)
----------------------	---------------	---

(Application Number)	(Filing Date)	(Status - patented, pending, abandoned)
----------------------	---------------	---

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Harry A. Wolin, Reg. No. 32,638; James L. Clingan, Reg. No. 30,163; Robert L. King, Reg. No. 30,185; Paul J. Polansky, Reg. No. 33,992; M. Kathryn Braquet Tsirigotis, Reg. No. 34,127; George R. Meyer, Reg. No. 35,284; Lee E. Chastain, Reg. No. 35,479; Daniel D. Hill, Reg. No. 35,895; Susan C. Hill, Reg. No. 35,896; Michael P. Noonan, Reg. No. 42,038; Joanna P. Gariazzo, Reg. No. 43,629; Robert A. Rodriguez, Reg. No. 45,049; Steven G. Parmelee, Reg. No. 28,790; J. Ray Wood, Reg. No. 36,062; Daniel K. Nichols, Reg. No. 29,420; Kent J. Cooper, Reg. No. 37,296; Mark D. Patrick, No. 41,243; Robert F. Hightower, Reg. No. 36,163; A. Kate Huffman, Reg. No. 31,372; Miriam Jackson, Reg. No. 33,911; Anthony M. Martinez, Reg. No. 44,223; Lanny L. Parker, Reg. No. 44,281.

Direct all telephone calls to Ms. Joanna P. Gariazzo at telephone no. (512) 996-6839.

Address all correspondence to Harry A. Wolin, Motorola, Inc., Austin Intellectual Property Law Section, 7700 West Parmer Lane, MD: TX32/PL02, Austin, Texas 78729.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF FIRST INVENTOR.	INVENTOR'S SIGNATURE:	DATE:
Supamas Sirichotiyakul		
RESIDENCE:	CITIZENSHIP:	
11624 Jollyville Rd., #624, Austin, Texas 78759	Thailand	
POST OFFICE ADDRESS		
Same as above		

FULL NAME OF SECOND INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
David T. Blaauw		
RESIDENCE:	CITIZENSHIP:	
5911 Camino Seco, Austin, Texas 78731	United States	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF THIRD INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Timothy J. Edwards		
RESIDENCE:	CITIZENSHIP:	
13220 Madrone Mtn. Way, Austin, Texas 78737	United States	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF FOURTH INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Chanhee Oh		
RESIDENCE:	CITIZENSHIP:	
272 Fawn Ridge, Cibolo, Texas 78108	United States	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF FIFTH INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Rajendran V. Panda		
RESIDENCE:	CITIZENSHIP:	
16713 Marsala Springs Drive, Round Rock, Texas 78681	India	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF SIXTH INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Judah L. Adelman		
RESIDENCE:	CITIZENSHIP:	
107 Nof Ayalon, D.N. Shimshon, Israel 99784	United States/Israel	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF SEVENTH INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
David Moshe		
RESIDENCE:	CITIZENSHIP:	
BURLA St. 24/11, Haifa, Israel	Israel	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF EIGHTH INVENTOR: Abhijit Dharchoudhury	INVENTOR'S SIGNATURE.	DATE.
RESIDENCE: 6519 Hiridge Hollow Dr., Austin, Texas 78750	CITIZENSHIP: India	
POST OFFICE ADDRESS Same as above		